Email this article 
Open Access
Subscription or Fee Access
Synchronous, Asynchronous and Slotted Time Communication Based SDR Scheme with Auto Node Detection
Abstract
In this work, auto scanning range of IP address to detect node in different communication schemes such as
synchronous, asynchronous and slotted time communication, suited for Software Defined Radio (SDR) is discussed. A packet switched Network-on-Chip (NoC) that applies the dynamic routing protocol is realized, where NoC supports the Globally-Asynchronous Locally- Synchronous (GALS) communication scheme by applying both synchronous and asynchronous designs wherever appropriate in the optimum sense. This paper also provides the performance comparison among the different communication schemes in Software
defined Radio, also the relationship between the density of overlay nodes and its active participation is studied using the proposed weighted message complexity model. These results will help to prove the flexible nature of SDR, handle different communication schemes and different trade-offs between data rate and mobility.
Keywords
References
Min Sheng, Jiandong Li and Yan Shi, “Critical Nodes Detection in Mobile Ad Hoc Network”, Proceedings of the 20th International Conference on Advanced Information Networking and Applications (AINA’06), IEEE Tranactions, 2006.
Michaël Hauspie, “Localized Algorithms for Detection of Critical Nodes and Links for Connectivity in Ad hoc Networks”, proceeding in 3rd IFIP Mediterranean Ad Hoc Networking Workshop (MED-HOC-NET 2004), Bodrum, Turkey”, 2004.
Andrew R. Cormier, Carl B. Dietrich, Jeremy Price, Jeffrey H. Reed, “Dynamic reconfiguration of software defined radios using standard architectures”, Physical Communication 3, pp. 73-80, 2010.
Andrew R. Cormier, “Reconfigurable SCA System Development Using Encapsulated Waveform Applications and Components”, Master's Thesis, Virginia Polytechnic Institute and State University, Blacksburg, VA, 2008.
Anh Thien Tran, Dean Nguyen Truong and Bevan Baas, “A
Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms”, IEEE Transactions on Computer-Aided Design Of Integrated Circuits and Systems, Vol. 29, No. 6, June 2010.
E. Beigne, F. Clermidy, H. Lhermet, S. Miermont, Y. Thonnart, X.-T.Tran, A. Valentian, D. Varreau, P. Vivet, X. Popon, and H. Lebreton, “An asynchronous power aware and adaptive NoC based circuit”, IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1167–1177, Apr. 2009.
E. Beigne, et al., [2009] presented the processors hardware to support dynamic voltage and frequency scaling (DVFS) through software or a local DVFS controller.
P. Teehan, G. G. F. Lemieux and M. R. Greenstreet, “Estimating reliability and throughput of source-synchronous wave-pipelined interconnect”, in Proc. ACM/IEEE International Symposium Network Chip (NOCS), pp. 234–243, May 2009.
M.Saravanan and S.Ravi, “Performance Analysis of Different Spreading Codes in CDMA System Environment for Multi-User Adaptive SDR Environment”, in IJCSNS International Journal of Computer Science and Network Security, VOL.11 No.7, July 2011.
X. Xiang, X. Wang and Y. Yang, “Supporting Efficient and Scalable Multicasting over Mobile Ad Hoc Networks”, IEEE Transactions On Mobile Computing, Vol. 10, No. 5, April 2011.
Maurizio A. Bonuccelli and Francesca Lonetti, Francesca Martelli, “Tree Slotted Aloha: a New Protocol for Tag Identification in RFID Networks”, in the proceedings of the International Symposium on a World of Wireless, Mobile and Multimedia Networks (WoWMoM'06),IEEE Transactions, 2006.
J. H. Sarker, M. Hassan, S. Halme, “Power level selection schemes to improve throughput and stability of slotted ALOHA under heavy load”, Computer Communication 25, 2002.
M. Krsti´c, E. Grass, F. K. Gürkaynak, and P. Vivet, “Globally asynchronous, locally synchronous circuits: Overview and outlook”, IEEE Design Test Computer, vol. 24, no. 5, pp. 430–441, Sep. 2007.
S. Borkar, “Thousand core chips: A technology perspective,” in proceeding Associate Computer Machinery IEEE Design Autom. Conference (DAC), pp. 746–749, Jun. 2007.
R. Berezdivin, R. Breinig, and R. Topp, “Next-generation wireless communications concepts and technologies”, IEEE Communications Magazine, vol. 40, no. 3, pp. 108–117, March 2002.
B. Aazhang and J. R. Cavallaro, “Multi-tier wireless communications”, Wireless Personal Communications, Special Issue on Future Strategy for the New Millennium Wireless World, Kluwer, vol. 17, pp. 323–330,June 2001.
I. Seskar and N. B. Mandayam, “A software radio architecture for linear multiuser detection”, IEEE Journal on Selected Areas in Communications, vol. 17, no. 5, pp. 814–823, May 1999.
V. Tarokh, N. Seshadri and A. R. Calderbank, “Space-time codes for high data rate wireless communications: Performance criterion and code construction,” IEEE Trans. on Information Theory, vol. 44, pp. 744–765, Mar. 1998.
H. Liu and U. Tureli, “A high-efficiency carrier estimator for OFDM communications”, IEEE Communication Letters, vol. 2, pp. 104–106,April 1998.
Enrico Del Re, Renato Pucci, Luca Simone Ronga, “Energy Efficient Non-Cooperative Methods for Resource Allocation in Cognitive Radio Networks”, Communications and Network, Vol. 4, page 1-7, 2012.
G. Bansal, Md. J. Hossian and V. K.Bhargava, “Adaptive Power Loading for OFDM-Based Cognitive Radio Systems”, IEEE Conference on Communications, Glasgow, 24-28, pp. 5137-5142, June 2007.
David Atienzaa, Federico Angiolinic, Srinivasan Muralia, Antonio Pullinid, Luca Beninic, Giovanni De Micheli, “Network-on-Chip design and synthesis outlook”, INTEGRATION, the VLSI journal 41, pp.340– 359, 2008.
H.G. Lee, N. Chang, U.Y. Ogras, R. Marculescu, “On-chip
communication architecture exploration: a quantitative evaluation of point-to-point, bus and network-on-chip approaches”, ACMTransactions, Des. Automation, Electron. Syst. 12 (3), 23, 2007.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.