Design of FFT & IFFT Using Double-Precision Fused Floating Point Operations
Abstract
Keywords
Full Text:
PDFReferences
Saleh, H.H.M and Swartzlander, E.E, “FFT Implementation with Fused Floating-Point Operations”, Computers, IEEE Transactions on Feb. 2012 Volume: 61, Issue: 2, Page(s): 284 – 288.
Asmita Haveliya, “Design and Simulation of 32-Point FFT Using Radix-2 Algorithm for FPGA Implementation” Second International Conference on Advanced Computing & Communication Technologies 2012.
Florent de Dinechin and Nicolas, “Floating-Point Arithmetic” Brisebarre in March 2009.
Truong Q. Nguyen and Wei-Hsin Chang, “On the Fixed-Point Accuracy Analysis of FFT Algorithms”, IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 56, NO. 10, OCTOBER 2008.
“IEEE Standard for Floating-Point Arithmetic”, ANSI/IEEE Standard 754-2008, Aug. 2008.
H. Saleh and E.E. Swartzlander, Jr., “A Floating-Point Fused Add-Subtract Unit”, Proc. IEEE Midwest Symp. Circuits and Systems (MWSCAS), pp. 519- 522, 2008.
H.H. Saleh and E.E. Swartzlander, Jr., “A Floating-Point Fused Dot-Product Unit”, Proc. IEEE Int’l Conf. Computer Design (ICCD), pp. 427-431, 2008.
G. Even and P.M. Seidel, “Delay-Optimized Implementation of IEEE Floating-Point Addition”, IEEE Trans.Computers, vol. 53, no. 2, pp. 97-113, Feb. 2004.
D. Takahashi, “ A Radix-16 FFT Algorithm Suitable for Multiply-Add Instruction Based on Goedecker Method”, Proc.Int’l Conf. Multimedia and Expo, vol. 2, pp. II-845-II-848, July 2003.
E. Hokenek, R.K. Montoye and S.L. Runyon, “Design of the IBM RISC System/6000 Floating-Point Execution Unit”, IBM J. Research and Development, vol. 34, pp. 59-70, 1990.
M. Frigo and S. G. Johnson “FFTW: An Adaptive Software Architecture for the FFT”,IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), volume 3, pages 1381–1384, 1998.
P.W. Cook, E. Hokenek and R.K. Montoye, “Second-Generation RISC Floating Point with Multiply-Add Fused”, IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1207-1213, Oct. 1990.
M.P. Farmwald, “On the Design of High-Performance Digital Arithmetic Units”, PhD thesis, Stanford Univ., 1981.
J.H. McClellan and R.J. Purdy, “Applications of Digital Signal Processing to Radar”, Applications of DSP, A.V.Oppenheim, ed., pp. 239-329, Prentice-Hall, 1978.
T. Bially and B. Gold, “Parallelism in Fast Fourier Transform Hardware” IEEE Trans. Audio and Electro acoustics, vol. AU-21, no. 1, pp. 5-16, Feb. 1973.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.