Bus Matrix Synthesis for the Multi Layer AXI Bus Matrix
Abstract
Keywords
Full Text:
PDFReferences
Dong Soo Kang, Hyeong Jun Park, Kyoung Son,Jhang Son Jhang and Soo Yun Hwang,”Implementation of a Self-Motivated Arbitration Scheme for the Multilayer AHB bus matrix”, IEEE Trans. Very Large Integr.(VLSI) Syst.,Vol.18,no.5,May 2010.
AMBA specification ,version 2.0.
ARM® AMBA® AXI Protocol v2.0 Specification (ARM IHI 0022C).
ARM AMBA Specification and Multi layer AHB Specification, (rev2.0), http://www.arm.com, 2001.
AMBA AXI protocol specification ,version 2.0.
A.Pinto, A.L.Sangiovanni- Vincentelli and L.P.Carloni, and “Efficient Synthesis of Networks On Chip,” ICCD 2003.
Cadence AXI UVC User Guide (VIPP 9.2/VIPP 10.2 releases).
D. Bertozzi, et al., “NoC synthesis flow for customized domain specific multiprocessor systems-on-chip, ”IEEE TPDS 2005.
Deepak Shankar, “Comparing AMBA AHB To AXI Bus Using System Modeling”, February 2010.
M. Gasteier and M. Glesner, “Bus-based communication synthesis on system level,” ACM TODAES 1999.
Marcus Harnisch “Migrating From AHB To AXI Based SOC Design”, 2010.
R. Marculescu and U. Ogras , “Energy and Performance-Driven NoC Communication Architecture Synthesis using a Decomposition Approach,” DATE 2005.
O.Ogawa,et al, “A Practical Approach for Bus Architecture Optimization at Transaction Level,”DATE 2003.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.