Email this article 
Open Access
Subscription or Fee Access
Application of Feedback Switch Logic for the Design of Low Power High Speed ALU
Abstract
Low power and high speed requirement is a challenging task in design of ALUs. Supply voltage scaling is promising approach because it reduces switching activities and active power but it degrades the performance and robustness. Recently a new dynamic like static circuit family called Feedback-Switch Logic(FSL) has been proposed. FSL is suitable for high speed and low power because it offers fast switching, reduced capacitance and input-switching dependent activity factor without the need of clock connection. This paper presents design of low power high speed 32-bit ALU based on static CMOS and FSL logics at 90nm CMOS process inCADENCE design tool. Simulation results shows that the design of ALU using FSL achieves 14% reduction in delay but at the cost of 8% increased power consumption compared to static CMOS logic.
Keywords
References
R. H. Krambeck, C. M. Lee and H. F .S. Law,“ High speed compact circuits with CMOS,” IEEE J. Solid State Circuits, vol. 17, no.3,June1982, pp.614-619.
Lawrence G. Heller and William R. Griffin, "Cascode voltage switch logic: A differential CMOS logic family," Solid-State Circuits Conference. Digest of Technical Papers. 1984 IEEE International,vol.27, pp. 16-17, Feb 1984.
K.M. Chu and D. L. Pulfrey, “A comparison of CMOS circuit techniques: differential cascade voltage switch logic versus conventional logic,”IEEE J. Solid State Circuits, vol. 22, no.4, Aug.1987, pp.528-532.
Leo C.M.G. Pfennings, Wim G.J. Mol, Joseph J.J. Bastiaens and Jan M.F. van Dijk, "Differential split-level CMOS logic for subnanoseconds speeds," Solid-State Circuits Conference. Digest of Technical Papers. 1985 IEEE International, vol. 28, no., pp. 212-213, Feb 1985.
J.S.Wang, C.Y.Wu, and M. K.Tsai, “CMOS non threshold logic (NTL) and cascade non threshold logic (CNTL) for high speed applications,”IEEE J. Solid State Circuits, vol.24, no.3, June1989,pp.779-786.
A. J. Acosta, M. Valencia, A. Barriga, M. J. Bellido, and J. L. Huertas,"SODS: a new CMOS differential-type structure," IEEE J. Solid State Circuits, vol.30, no.7, pp.835-838, Jul 1995.
Akl, C.J. and Bayoumi, M.A., "Feedback-Switch Logic (FSL): A High-Speed Low-Power Differential Dynamic-Like Static CMOS Circuit Family," 9th International Symposium on Quality Electronic Design,2008. ISQED 2008, pp.385-390, 17 19 March 2008.
Ghosh, S. and Roy, K., "Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock stretching," Asia and South Pacific Design Automation Conference, 2008. ASPDAC 2008, pp.635-640, 21-24 March 2008.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.