Open Access Open Access  Restricted Access Subscription or Fee Access

Design of 64x64 Bit Parity Preserving Reversible Vedic Multiplier Using Carry Look Ahead Adder

Akansha Sahu, Anil Kumar Sahu


Multiplier play an important role in most of signal processing operations, processors and nanotechnology, quantum computing .The performance of the multiplier is depend upon architecture and the algorithm used for the multiplication operations .The Carry Look ahead Adder is implemented using fault tolerant gate, employed for the partial product addition which is constructed using New fault tolerant Gate (NFT) and Double Feynman gate (F2G). A 64x64 bit fault tolerant and high speed multiplier architecture is proposed. The newly proposed multiplier architecture is based on Urdhva Tiryakbhayam formula from an ancient Indian Vedic Mathematics which produce all partial product and theirs addition in one step and Parity Preserving reversible gate which performs a reversible computation which ensures zero internal power dissipation in a manner that they also detect a fault in the circuit. A newly proposed multiplier have its application in the field of quantum computing, processors, nanotechnology, and Digital Signal Processing. The design of high speed parity preserving reversible vedic multiplier architecture is done in Verilog language and simulated using Xilinx14.7.


Carry Look Ahead Adder, Fault Tolerant Property, Delay, Urdhav Tiryakbhayam Method.

Full Text:



Vijay K Panchal, Vimal H Nayak, “Analysis of Multiplier Circuit using Reversible Logic”, International Journal for Innovative Resaerch in Science & Technology, Volume 1, Issue 6,pp-2249-6010,Nov 2015.

Prof. Amol D. Morankar, Prof Vivek M.Sakode, “Reversible Multiplier with Peres Gate and Full Adder”, International Journal of Electronics Communication and Computer Technology, Volume 4, Issue 4, pp-2249-7838, July 2014.

Rakshith T.R and Rakshith Saligram, “Design of High Speed Low Power Multiplier Using Reversible logic: A Vedic Mathematical Approach”, International Conference on Circuits, Power and Computing Technologies, 2013.

Rakshith T.R and Rakshith Saligram, Optimized Reversible Vedic Multiplier for High Speed Low Power Operations, IEEE Conference on Information and Communication Technologies, 2013.

A. Shifana Parween and S. Murugeswari, “ A Design of High Speed, Area Efficient, Low Power Vedic Multiplier using Reversible Logic Gate” , International Journal of Emerging Technology and Advanced Engineering, Volume 4,Issue 2, February 2014.

Krishnaveni D and Umarani, “VLSI Implementation of Vedic Multiplier with Reduced Delay”, International Journal of Advanced Technology & Engineering Research, Volume 2, Issue 4, July 2012.

Sadhu Suneel and L.M.L.Narayana Reddy, “Design of a High Speed 8x8 UT Multiplier Using Reversible Logic Gates”, International Journal of Computer Science information and Engg,Volume 3, Issue4,2014.

Ch. Harish Kumar, “Implementation and Analysis of Power, Area and Delay of Array, Urdhva,Nikhilam Vedic Multipliers”, International Journal of Scientific and Research Publications, Volume 3, Issue 1, January 2013.

Vengadapathiraj.M, ,Rajendhiran.V, Gururaj.M,Vinoth Kannan.A and Mohamed Nizar.S,“Design and FPGA Implementation of High Speed 128x 128 bits Vedic Multiplier Using Carry Look-Ahead Adder”, international journal of advanced research in electronics and communication engineering ,Volume 4, Issue 2, February 2015.

Aneesh R and Sarin K Mohan, “Design and Analysis of High Speed, Area Optimized 32x32-Bit Multiply Accumlate Unit Based on Vedic Mathematic”, International Journal of Engineering Research and Technology, Volume 3, Issue 4, April 2014.

Lafifa Jamal, Md. Mushfiqur Rahman and Hafiz Md. Hasan Babu , “An Optimal Design of a Fault Tolerant Reversible Multiplier”, IEEE,2013.

Somayeh Babazadeh and Majid Haghparast, “Design of a Nanometric Fault Tolerant Reversible Multiplier Circuit”, Journal of Basic and Applied Scientific Research, 2012.

Majid Haghparast and Masoumeh Shams, “A Novel Nanometric Parity Preserving Reversible Vedic Multiplier, Journal of Basic and Applied Scientific Research, 2013.

M. Harish Kumar, Dr M. Raman Reddy , “ High Speed 4x4 bit Vedic Multiplier based on Vertical and Crosswise methods”, International Journal of Scientific Engg. And Technology Research,Vol. 3,Issue 3,March 2014.

A.Wasil Raseen Ahmed,”FPGA Implementation of Vedic Multiplier Using VHDL”, International Journal of Emerging and Advanced Engineering,Vol. 4,Issue 2,April 2014.

Ankit Chauhan and Arvind Pratap Singh, “Implementation of an Efficient Multiplier based on Vedic Mathematic s Using High Speed Adder”, Vol. 1,Issue 6,August 2014.

Shikha Kaushik and Javed Ashraf, “ Implementation of Vedic Multiplier using Different Architecture”, International Journal for Research in Science & Advanced Technologies,Volume-2,Issue -2,May-April ,2013.

Navyashree Hosamane, G.Jyoti and M Z Kurian, “ Design of Speed and Power Efficient 64x64 Bit Urdhva Tiryakbhyam Multiplier”, Proceedings of Third IRF International Conference, 07th March-2015, Mysore, India, ISBN: 978-93-82702-74-0.

Srikanth G and Nasam Sai Kumar, “Design of High Speed Low Power Reversible Vedic Multiplier and Reversible Divider”,International Journal of Engineering Research and Applications, Volume 4, Issue 9,September 2014,pp.70-74.

V.S Kumar Chunduri, G Sree Lakshmi and Dr MJC Prasad, “Design and Implementation of Multiplier Using KCM and Vedic Mathematics By Using Reversible Adder”, International Journal of Modern Engineering Research, Volume4,Issue 5,September-October 2014,pp.3230-3141.

Mr Swaroop A, Gandewar and Prof Mamta Sarde, “ Design of 8 Bit Vedic Multiplier For Real And Complex Numbers Using VHDL” , International Journal of Engineering and Research and Application, ISSN-2240-4622,April 2014.

Abhijeet Kumar, Dilip Kumar and Siddi , “ Hardware Implementation of 16x16 Bit Multiplier and Square Using Vedic Multiplier”, International Conference on Signal ,Image And Video Processing ,2012,pp.309-314.

Mr Sumit C. Katkakar, Prof. Pragati Kene and Prof. Shubhangini Ugale, “Design of Efficient 64 Bit MAC Unit Using Vedic Multiplier For DSP Application-A Review”,IJAICT, Volume 1, Issue 9,January 2015,pp.762-766.

J.Sarala and Mr E.Sivanantham, “Design of Multilevel Two Dimensional –Discrete Wavelet Transform for Image Processing Applications”, International Journal of Computing Communication and Information System, Volume 6,January-March 2014,pp.72-77.

Behrooz Parhami, “Fault- Tolerant Reversible Circuits”, in Proceeding of the 40th Asilomar Conference Signals, System and Computers, Pacific Grove,CA,October,pp1-4.

A. Debashish Subudhi, Kanhu Charan Gauda, Abinash Kumar and Pala and Jagamohan Das, “ Design and Implementation of High Speed 4x4 Vedic Multiplier”, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 4,Issue11, November 2014,pp.362-366.

Collin P. Williams, “Exploration in Quantum Computing” ISBN 9708-1-84628-886-9, Springer –Verlag Londan, 2011.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.