Robust Fault Secure Data Transmission System for Nanomemory Applications
Abstract
Keywords
Full Text:
PDFReferences
ITRS, ―International technology roadmap for semiconductors,‖ 2005. [Online]. Available: http://www.itrs.net/Links/2005ITRS/ Home2005.htm
Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, ―Nanoscale molecular-switch crossbar circuits,‖ Nanotechnology, vol. 14, pp. 462–468, 2003.
Y. Chen, D. A. A. Ohlberg, X. Li, D. R. Stewart, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, D. L. Olynick, and E. Anderson, ―Nanoscale molecular-switch devices fabricated by imprint lithography,‖ Appl. Phys. Lett., vol. 82, no. 10, pp. 1610–1612, 2003.
A. DeHon, ―Deterministic addressing of nanoscale devices assembled at sublithographic pitches,‖ IEEE Trans. Nanotechnol., vol. 4, no. 6,pp. 681–687, 2005.
A. DeHon, ―Nanowire-based programmable architectures,‖ ACM J.Emerging Technol. Comput. Syst., vol. 1, no. 2, pp. 109–162, 2005.
A. DeHon, S. C. Goldstein, P. J. Kuekes, and P. Lincoln, ―Non-photolithographic nanoscale memory density prospects,‖ IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 215–228, Feb. 2005.
A. DeHon and M. J. Wilson, ―Nanowire-based sublithographic programmable logic arrays,‖ in Proc. Int. Symp. Field-Program. Gate Arrays, Feb. 2004
M. Forshaw, R. Stadler, D. Crawley, and K. Nikolic´, ―A short review of nanoelectronic architectures,‖ Nanotechnology, vol. 15, pp. S220–S223, 2004.
R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963.
J. E. Green, J. W. Choi, A. Boukai, Y. Bunimovich, E. Johnston- Halperin, E. DeIonno, Y. Luo, B. A. Sheriff, K. Xu, Y. S. Shin, H.-R. Tseng, J. F. Stoddart, and J. R. Heath, ―A 160-kilobit molecular electronic memory patterned at per square centimeter,‖ Nature, vol. 445, pp. 414–417, Jan. 25, 2007.
S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walsta, and C. Dai, ―Impact of CMOS process scaling and SOI on the soft error rates of logic processes,‖ in Proc. Symp. VLSI, 2001, pp. 73–74.
J. Kim and L. Kish, ―Error rate in current-controlled logic processors with shot noise,‖ Fluctuation Noise Lett., vol. 4, no. 1, pp. 83–86, 2004.
D. E. Knuth, The Art of Computer Programming, 2nd ed. Reading, MA: Addison Wesley, 2000.
Y. Kou, S. Lin, and M. P. C. Fossorier, ―Low-density parity-check codes based on finite geometries: A rediscovery and new results,‖ IEEE Trans. Inf. Theory, vol. 47, no. 7, pp. 2711–2736, Jul. 2001.
S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2004.
R. J. McEliece, The Theory of Information and Coding. Cambridge, U.K.: Cambridge University Press, 2002.
H. Naeimi, ―A greedy algorithm for tolerating defective crosspoints in nanoPLA design,‖ M.S. thesis, Dept. Comput. Sci., California Inst. Technol., Pasadena, CA, Mar. 2005.
H. Naeimi, ―Reliable integration of terascale designs with nanoscale devices,‖ Ph.D. dissertation, Dept. Comput. Sci., California Inst. Technol., Pasadena, CA, Sep. 2007.
H. Naeimi and A. DeHon, ―Fault secure encoder and decoder for memory applications,‖ in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst., Sep. 2007, pp. 409–417.
H. Naeimi and A. DeHon, ―Fault-tolerant nano-memory with fault secure encoder and decoder,‖ presented at the Int. Conf. Nano-Netw., Catania, Sicily, Italy, Sep. 2007.
R.Aathilingam ―Robust fault secure data transmission system for nano memory applications‖.M.E.,Annauniversty.,presented at the Int. Conf at coimbatore.,jun2010.
M.Malathi and K.Sahayavinoliya ―Robust fault secure data transmission system for nano memory applications‖M.E.,Annauniversity., presented at the Int. Conf at coimbatore in Tamilnadu.,jun.2010.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.