Open Access Open Access  Restricted Access Subscription or Fee Access

Domino Based Low Leakage Circuit for Wide Fan-in or Gates

S. Sindhu, C. Arun Prasath

Abstract


Dynamic circuits are widely used in many applications because of their high speed nature and less area. Robustness of high fan-in domino circuit degraded by exponential increase in leakage due to technology scaling. So a new technique is proposed for low leakage dynamic CMOS circuit. Stacking effect of NMOS transistor in PDN provides high resistance path to leakage and improves the dynamic performance of the circuit. The proposed method implemented with Tanner EDA 13.0v which reduces the leakage current about 12.68% compared with conventional circuit and reduces Power Delay Product (PDP).

Keywords


Domino Logic, Low Leakage, Stacking Effect, Power Consumption, PDP

Full Text:

PDF

References


Rabaey J. M ,Chandrakasan A, and Nicolic B, “Digital Integrated Circuits: A Design Perspective”, 2nd edition Upper Saddle River, NJ: Prentice-Hall, 2003.

Sharroush M, Abdalla S, Dessouki A, EI-Badawy A, “ Speeding-up wide fanin domino logic using a controlled strong PMOS keeper ”,International conference on computer and communication engineering., May 13-15,2008.

Harshvardhan Upadhyay and Abhishek Choubey, “Comparison for leakage reduction in CMOS inverter with stack keeper in VLSI design”, International Journal on VLSI Design (IJVD), pp. 109-105, 2012.

Sreenivasa Rao I, Srinivas D, Ram Paramesh B, Malleswara Rao V,“Leakage Current Reduction GALEOR & LECTOR techniques”, International Journal of Communication Engineering Applications (IJCEA), vol. 2, issue 2, May 2011.

Lih Y, Tzartzanis N, and Wiliam Walker W, “A leakage current replica keeper for dynamic circuits”, IEEE Journal of Solid-State Circuits, vol. 42, no. 1, January 2007.

Peiravi A and Asyaei M, “Current-comparison-based domino: New low-leakage high-speed domino circuit for wide fan-in gates”, IEEE Transaction on Very Large Scale Integration System, 2013.

Peiravi A and Asyaei M, “Robust low leakage controlled keeper by Current-Comparison Domino for wide Fan-in gates”, Integration. The VLSI Journal, vol. 45, pp. 22–32, 2012.

Mahashid nasserian and Mohammd Maymandi-Nejad, “A Low Power Area-Efficient Dynamic Circuit Using Conditionally Charging Pattern with Embedded Latching Capacity”, International Conference on Electrical Engineering, pp. 1-6, May 2013.

Neil.H.E.Weste and Eshragian, “Principles of CMOS VLSI Design”, 2nd Edition, Addition.Wesley, 2005.

Rahul Singh, Gi-Moon Hong, and Suhwan Kim, “Bitline Techniques With Dual Dynamic Nodes for Low-Power Register Files” IEEE Transactions On Circuits And Systems,Vol. 60, No. 4, April 2013.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.