An Efficient Implementation of Low-Power Logic Functions using Novel GDI Cells
Abstract
Keywords
Full Text:
PDFReferences
Rabey, J.M. (1996) Digital Integrated Circuits—A Design Perspective (Prentice Hall, Englewood Cliffs, NJ) Vol. 4, Chapters 2, 4 and 7.
P. Chandrakasan, R. W. Brodersen, ―Minimizing Power Consumption in Digital CMOS Circuits‖, Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, April 1995.
N. Weste, K. Eshraghian, ―Principles of CMOS Digital Design‖, Addison-Wesley, pp. 304-307.
R. Zimmermann and W. Fichtner, ―Low-power logic styles: CMOS versus pass-transistor logic,‖ IEEE J. Solid-State Circuits, vol. 32, pp.1079–1090, June 1997.
Morgenshtein, A. Fish, I. A. Wagner, ―Gate- Diffusion Input (GDI) - A Novel Power Efficient Method for Digital Circuits: A Design Methodology‖, 14th ASIC/SOC Conference, Washington D.C., USA, September 2001.
Morgenshtein, A. Fish, I. A. Wagner, ―Gate-diffusion input (GDI) – a technique for low power design of digital circuits: analysis and characterization‖, Proc. IEEE International Symposium on Circuits and Systems, vol. 1, pp. 477-480, Arizona, USA, May 26-29, 2002.
Morgenshtein, A. Fish, I. A. Wagner, ―Gate-Diffusion Input (GDI) – A power-efficient method for digital combinatorial circuits, IEEE Transactions on VLSI systems, vol.10, no. 5, October, 2002.
Morgenshtein, A. Fish, I.A. Wagner, ―An Efficient Implementation of D-Flip-Flop Using The GDI Technique", Proc. of ISCAS‘04 Conference, Canada, pp. 673-676, May 2004.
Morgenshtein, I. Shwartz, A. Fish, ―Gate-diffusion input (GDI) Logic in Standard CMOS Nanoscale Process‖, Proc. IEEE 26-th Convention of Electrical and Electronics Engineers in Israel, pp. 776-780, Arizona, 2010.
Wang, M. Yang, W. Cheng, X. Guan, Z. Zhu and Y. Yang, "Novel Low Power Full Adder Cells in 180nm CMOS Technology", Proc. IEEE ICIEA 2009, pp. 430-433, May 2009.
Shubin, ―New High-Speed CMOS Full Adder Cell of Mirror Design Style‖, Proc. IEEE XI International Conference and Seminar EDM‘2010, Section II, June30- July 4, Erlagol.
H. T. Bui, A. K. Al-Sheraidah, and Y. Wang, ―Design and analysis of 10- transistor full adders using novel XOR-XNOR gates,‖ Proc. Of Int. Conf. on Signal Processing, Beijing, China, Aug. 2000.
Y. Leblebici, S.M. Kang, ―CMOS Digital Integrated Circuits‖, 2nd edition, Mc Graw Hill, Singapore, 1999.
Saberkari, ―A Novel Low-Power Low-Voltage CMOS 1-Bit Full Adder Cell with the GDI Technique,‖ JME - INTERTECH Conference- 2006.
W. Al-Assadi, A. P. Jayasumana, Y. K. Malaiya, ―Pass-transistor logic design‖, Int. J. Electron, vol. 70, pp. 739-749, 1991.
Morgenshtein, M Moreinis and R Ginosar, ―Asynchronous Gate-Diffusion-Input (GDI) Circuits‖ IEEE Transactions on VLSI Systems, vol. 12, no. 8, pp.847-856, August 2004.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.