Radix-4 Multiplier Design using a Modified Pass-Transistor Logic Technique
Abstract
Keywords
Full Text:
PDFReferences
K Yeo and K Roy "Low-voltage, low power VLSI sub system" Mc Graw-Hill publishcation, 1998.
E Costa, S Bambi, and José Monteiro "A New Architecture for Signed Radix-2m Pure Array Multipliers" Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD.02).
B Park, M Shin, I C Park, and C M Kyung, "Radix-4 multiplier with regular layout structure," Electronics Letter, vol. 34, no. 15, pp. 1446-7, 1998.
B Parhami, "Computer Arithmetic algorithms and Hardware Designs," Oxford University Press 2000.ISBN0-19-512583-5.
Y K Yamanaka, T Nishida, T Saito, M Shimohigashi, and K Shimizu, A. Hitachi Ltd., Tokyo "A 3.8-ns CMOS 16×16-b multiplier using complementary pass-transistor logic," IEEE Journal of Solid-State Circuits, vol.25, no 2, pp. 388-95,
M Psilogeorgopoulos, M Munteanu, T S Chuang, P A Ivey, and L Seed "Contemporary Techniques for Lower Power Circuit Design," PREST Deliverable
R Zimmermann and W Fichtner, Fellow, IEEELow-Power "Logic Styles: CMOS Versus Pass-Transistor Logic," IEEE Journal Of Solid-State Circuits, vol. 32, no. 7
D Markovic, B Nikolic, and V G Oklobdzija, "A general method in synthesis of pass-transistor circuits," Microelectr. J, vol. 31, pp. 991-8, 2000.
C H Chang, J Gu, and M Zhang, "A review of 0.18-mm full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. vol. 13 pp. 686-95, 2005.
Massimo Alioto, Member, IEEE, and Gaetano Palumbo, Senior Member, IEEE, Analysis and Comparison on Full Adder Block in Submicron Technology, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 10, no. 6, pp. 806-23, 2002.
L Sousa and R Chaves, "A universal architecture for designing efficient modulo 2n+1 multipliers," IEEE Trans. Circuits Syst.-I: Regular Papers, vol. 52, pp. 1166-78, 2005.
T Oscal, C Chen, S Wang, and Y W Wu, "Minimization of Switching Activities of Partial Products for Designing Low-Power Multipliers," IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 3, pp. 418-33, 2008.
J D Lee, Y J Yoony, K H Leez, and B G Park, "Application of dynamic pass-transistor logic to an 8-bit multiplier", J Kor Phys Soc, vol. 38, pp. 220-23.
R Mudassir and Z Abid, "New parallel multipliers based on low power adders," 2005 IEEE CCECE/CCGEI, Saskatoon, pp. 694-7, 2005.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.